wpe1.gif (3410 bytes)

 Home Up - Feedback - - Contents -

- Group Leader -

WANTED!!!

Group Leader - Digital Image Processing

Munich,  Germany

Responsibilities:

bulletDevelop and maintain a world class digital FPGA and ASIC design team and developmental laboratory
bulletProvide technical leadership in image processing design and layout
bulletDevelop synchronous pipelined architectures and efficient real time image processing algorithms for low-power portable applications
bulletMaintain an FPGA based rapid application development platform to prove real time camera operation with direct path to CMOS implementation and verification
bulletAssist operations group in production issues and IC foundry rules
bulletProvide prototype designs on schedule while working with other design groups to provide full camera on a chip integration
bulletExecute on multiple concurrent designs and test structure developments

Requirements:

bulletMSEE or PhD EE required
bulletMinimum of 10 years experience in a digital image processing development environment (preferrably portable ASIC) including technical leadership
bulletDemonstrated innovation in leading edge vision systems and IP generation
bulletGood verbal and written English is required
 

 

Send mail to webmaster@barr-associates.com with questions or comments about this web site.